


# Olympus Block Diagram

Project code: 91.4Y601.001  
PCB P/N : 48.4Y603.0SA  
REVISION : 07258-1



## PCB 8-LAYER STACKUP

TOP \_\_\_\_\_  
GND \_\_\_\_\_  
S \_\_\_\_\_  
S \_\_\_\_\_  
PWR \_\_\_\_\_  
S \_\_\_\_\_  
GND \_\_\_\_\_  
BOTTOM \_\_\_\_\_

BOM1

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
BLOCK DIAGRAM	
Size A3	Document Number LT32M
Date: Tuesday, May 13, 2008	Rev -1

Sheet 1 of 55

# ICH9M Functional Strap Definitions

ICH9 EDS 642879 Rev.1.5 page 92

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIE Port Config1 bit1, Rising Edge of PWROK.	Allows entrance to XOR Chain testing when TP3 pulled low. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC(Config Registers: Offset 224h). This signal has weak internal pull-down.
HDA_SYNC	PCIE config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of RPC.PC(Config Registers: Offset 224h).
GNT2#/GPIO53	PCIE config2 bit2, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of RPC.PC2(Config Registers: Offset 0224h).
GPIO20	Reserved	This signal should not be pulled high.
GNT1#/GPIO51	ESI Strap (Server Only) Rising Edge of PWROK	ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.
GNT3#/GPIO55	Top-Block Swap Override, Rising Edge of PWROK.	Sampled low: Top-Block Swap mode (inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#/ SPI_CS1#/ GPIO58	Boot BIOS Destination Selection 0:1, Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers: Offset 3410h; bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPWROK	Sample low: the Integrated TPM will be disabled. Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.
GPIO49	DMI Termination Voltage, Rising Edge of PWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal, Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR(Device 28:Function 0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode (ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK	Sampled low: the Flash Descriptor Security will be overridden. If high, the security measures will be in effect. This should only be enabled in manufacturing environments using an external pull-up resistor.

# ICH9M Integrated Pull-up and Pull-down Resistors

ICH9 EDS 642879 Rev.1.5

SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 20K
DPRSLFVR/GPIO16	PULL-DOWN 20K
ENERGY_DETECT	PULL-UP 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GLAN_DOCK#	The pull-up or pull-down active when configured for native LAN controller
GNT(3:0)#/GPIO[55,53,51]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
GPIO[49]	PULL-UP 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#/GPIO58/CLGPIO6	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH[3:0]	PULL-UP 20K
TP[3]	PULL-UP 20K
USB[11:0][P,N]	PULL-DOWN 15K

# Cantiga chipset and ICH9M I/O controller Hub strapping configuration

Montevina Platform Design guide 22339 0.5  
Page 218

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB657 010 = FSB800 others = Reserved
CFG[4:3] CFG8 CFG[15:14] CFG[18:17]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	iTPM Host Interface	0 = The iTPM Host Interface is enabled (Note 2) 1 = The iTPM Host Interface is disabled (default)
CFG7	Intel Management engine Crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality 1 = TLS cipher suite with confidentiality (default)
CFG9	PCIE Graphics Lane	0 = Reverse Lanes, 15->0, 14->1 ect.. 1 = Normal operation (Default): Lane Numbered in order
CFG10	PCIE Loopback enable	0 = Enable (Note 3) 1 = Disabled (default)
CFG[13:12]	XOR/ALL	00 = Reserve 01 = XOR mode Enabled 10 = ALL mode Enabled (Note 3) 11 = Disabled (default)
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversal	0 = Normal operation (Default): Lane Numbered in Order 1 = Reverse Lanes DMI x4 mode (MCH -> ICH): (3->0, 2->1, 1->2 and 0->3) DMI x2 mode (MCH -> ICH): (3->0, 2->1)
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIE	0 = Only Digital Display Port or PCIE is operational (Default). 1 = Digital display Port and PCIE are operating simultaneously via the PEG port
SDVO_CTRLDATA	SDVO Present	0 = No SDVO Card Present (Default) 1 = SDVO Card Present
L_DDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Disabled (Default) 1 = LFP Card Present; PCIE disabled

NOTE:  
1. All strap signals are sampled with respect to the leading edge of the (G)MCH Power OK (PWROK) signal.  
2. iTPM can be disabled by a 'Soft-Strap' option in the Flash-descriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6.  
Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.

## SMBus

## USB Table

page 17



## PCI Routing

	IDSEL	INT	REQ	GNT
TI7412	AD22	G: CARDBUS B: 1394 F: Flash Media S: SD Host	0	0

## PCIE Routing

LANE2	MiniCard WLAN
LANE3	NewCard WLAN


Pair	Device
0	Combo (ESATA/USB)
1	NC
2	USB2
3	USB4
4	USB3
5	BLUETOOTH
6	WEBCAM
7	FT
8	MINICARD
9	NEW1



BOM1

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reference	
Size C	Document Number
LT32M	
Date: Tuesday, May 13, 2008	Sheet 2 of 54
Rev -1	





Place each resistor within 0.5" of each pin

Trace should be less than 0.5 inch

Do Not Suf

Do Not Suf

Do Not Suf

Do Not Suf

Do Not Suf

Do Not Suf


Do Not Suf


Do Not Suf

Do Not Suf

BOM1

緯創資通 Wistron Corporation






(\*1) TCK SIGNAL IS BRANCHED AT CPU's PIN

(\*2) CPURST# SIGNAL IS BRANCHED AT GMCH'S PIN

Ref Des	For ITP-XDP
J1	NO_ASM-->ASM
C157	NO_ASM-->ASM
R140	NO_ASM-->1K 5% ASM
R144	ASM (No Change)
R136	ASM-->NO_ASM
R145	ASM (No Change)
R141	ASM-->54.9 1% ASM
R143	ASM-->54.9 1% ASM





BOM1



BOM1








BOM1

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichang,  
Taipei Hsien 221, Taiwan, R.O.C.

File  
Size C Document Number LT32M Rev -1  
Date: Tuesday, May 13, 2008 Sheet 9 of 54

RESERVED#AL34	ME_JTAG_TCK
RESERVED#AK34	ME_JTAG_TDI
RESERVED#AN35	ME_JTAG_TDO
RESERVED#AM35	ME_JTAG_TMS









1D8V\_S3\_DDR2








BOM1

<b>緯創資通 Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Cantiga(8/7):GND</b>	
Size A3	Document Number <b>LT32M</b>
Date: Tuesday, May 13, 2008	Sheet 14 of 54
Rev <b>-1</b>	







### FOR DDR2

The diagram illustrates the pin connections for DDR2 memory modules (RN93, RN94, RN95, RN96, RN97, RN98, RN99) to a central bus. The bus is labeled **OD9V\_S3**. The connections are as follows:

- RN93:** M\_A A3 (pin 1), M\_A A10 (pin 2), M\_A BS0 (pin 3), M\_A A4 (pin 4).
- RN94:** M\_A A12 (pin 1), M\_A A1 (pin 2), M\_A A9 (pin 3), M\_A A8 (pin 4).
- RN95:** M\_CKE1 (pin 1), M\_A A14 (pin 2), M\_A A11 (pin 3), M\_A A5 (pin 4).
- RN96:** M\_A A7 (pin 1), M\_A A6 (pin 2), M\_A A5 (pin 3), M\_A A2 (pin 4).
- RN97:** M\_A WE (pin 1), M\_A BS1 (pin 2), M\_CS1 (pin 3).
- RN98:** M\_ODT1 (pin 1), M\_A A13 (pin 2), M\_CS0 (pin 3), M\_ODT0 (pin 4).
- RN99:** M\_A A0 (pin 1), M\_A BS2 (pin 2), M\_CKE0 (pin 3), M\_A A5 (pin 4).

**Legend:**

- M\_A BS(2..0) <9.15>
- M\_CKE[3..0] <10.15, 16>
- M\_CS[3..0] <10.15, 16>
- M\_ODT[3..0] <10.15, 16>

**FOR DDR2**

0D9V\_S3

Legend:

- <9,16> -M\_B\_CAS >> M\_B A[14..0] <9,16>
- <9,16> -M\_B\_RAS >> M\_B BS[2..0] <9,16>
- <9,16> -M\_B\_WE >> M\_B BS[2..0] <9,16>

Memory Modules and Connections:




- RN99** (SRN56J-5-GP):
  - Pin 1: <9,16> -M\_B\_CAS >> M\_B A[14..0] <9,16>
  - Pin 2: -M\_CS3
  - Pin 3: M\_ODT3
  - Pin 4: M\_B A0
- RN101** (SRN56J-5-GP):
  - Pin 1: <9,16> -M\_B\_RAS >> M\_B A10
  - Pin 2: M\_B BS0
  - Pin 3: <9,16> -M\_B\_WE >> M\_B BS[2..0] <9,16>
  - Pin 4: M\_B BS0
- RN105** (SRN56J-5-GP):
  - Pin 1: M\_B A14
  - Pin 2: M\_CKE3
  - Pin 3: M\_B A11
  - Pin 4: M\_B A11
- RN102** (SRN56J-5-GP):
  - Pin 1: M\_B BS1
  - Pin 2: M\_B A13
  - Pin 3: M\_CS2
  - Pin 4: M\_ODT2
- RN103** (SRN56J-5-GP):
  - Pin 1: M\_B A2
  - Pin 2: M\_B A4
  - Pin 3: M\_B A1
  - Pin 4: M\_B A3
- RN104** (SRN56J-5-GP):
  - Pin 1: M\_B A6
  - Pin 2: M\_B A7
  - Pin 3: M\_B A8
  - Pin 4: M\_B A5
- RN56** (SRN56J-5-GP):
  - Pin 1: M\_B A12
  - Pin 2: M\_B A9
  - Pin 3: M\_CKE2
  - Pin 4: M\_B BS2

0D9V\_53





PLACE 1 CAP FOR EVERY 2 BITS TERMINATION TO VCC09A.

The diagram shows a PCB layout for a 10-bit DAC. A 0D9V\_53 signal source is connected to a series of 20 termination capacitors. The capacitors are arranged in two rows of 10. The top row capacitors are labeled C835 through C866, and the bottom row capacitors are labeled C836 through C860. Each capacitor is connected to a signal line and a common ground line. The capacitors are connected to the signal lines in pairs, with one capacitor per pair. The capacitors are connected to the common ground line in pairs, with one capacitor per pair. The capacitors are connected to the signal lines in pairs, with one capacitor per pair. The capacitors are connected to the common ground line in pairs, with one capacitor per pair.

# LCD/INVERTER CONN




## CAMERA & DIG-MIC



BOM1


<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hei Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
File			
<b>LCD CONN &amp; CAMERA &amp; DIG-MIC</b>			
Size	Document Number		Rev
	<b>LT32M</b>		<b>-1</b>
Date:	Tuesday, May 13, 2008	Sheet 18 of	54

# CRT I/F & CONNECTOR





Layout Note:  
Place these resistors  
close to the CRT-out  
connector


Ferrite bead impedance: 10 ohm@100MHz




Layout Note:  
\* Must be a ground return path between this ground and the ground on  
the VGA connector.  
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT  
CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.



## DDC\_CLK & DATA level shift




## Hsync & Vsync level shift



緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,  
Taippei Hsien 221, Taiwan, R.O.C.

File	CRT/TV Connector		
Size	Document Number	LT32M	Rev -1
Date	Tuesday, May 13, 2008	Sheet 19	of 54

GDDR3 16MX32 MEMORY




D0R3 MEMORY CONTROL SIGNAL PULLUP RESISTOR VALUES  
MAY CHANGE BETWEEN M82S, M715 AND M72S.  
SEE DATA BOOK FOR LATEST INFORMATION


Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu,  
Taippei Hsien 221, Taiwan, R.O.C.

ATI M82-S VRAM(1,2)  
LT32M



Date: Tuesday, May 13, 2008 Sheet 20 of 54







DIVIDER RESISTORS	DDR2	DDR3
MVREF TO 1.8V	100R	40.2R
MVREF TO GND	100R	100R



**FOR DUAL RANK CONNECTIONS  
USE THE CSxB\_1 CHIP SELECT PINS**


**BOM1**

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.



Title	<b>ATI M82-S(3/6):Memory Interface</b>
-------	--


Size A3	Document Number <b>1 T32M</b>	Rev <b>-1</b>
------------	----------------------------------	------------------




Date: Tuesday, May 13, 2008 Sheet 23 of 54














3D3V\_S5 1 **DX** 2 SPI\_MOSI\_R



No Reboot Strap	
SPKR	LOW = Default High = No Reboot










Q13 & Q14 connect SMLINK and SMBUS in S) for SMBus 2.0 compliance

SMBUS


## SATA HD Connector





## ODD Connector



**TOP VIEW**




## GOLDEN FINGER FOR DEBUG BOARD















# 10/100M Lan Transformer


- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.



BOM1

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipai Hsien 221, Taiwan, R.O.C.

Title			
LAN connector/NEW CARD/SIM			
Size	Document Number	Rev	
A3	LT32M	-1	
Date: Tuesday, May 13, 2008		Sheet	37 of 54




	ADXL322 LIS244AL	No Accel
R545	NO_ASM	ASM
R547	ASM	ASM
All other	ASM	NO_ASM


**Layout Comment :**

- (1) Place C439, C443, Q7, R286, R275, C441, C440, R288, R289 close to U32.
- (2) Avoid routing under DCDC switching area.



BOM1

<b>緯創資通 Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
<b>Title</b> G-SENSOR		
<b>Size</b> A3	<b>Document Number</b> LT32M	<b>Rev</b> -1
<b>Date:</b> Tuesday, May 13, 2008		
Sheet 38 of 54		







## BT CONNECTOR



## MDC 1.5 CONN



## WIRELESS SWITCH



BOM1




# Mini PCI-E Connector

Only port-1 support USB


For Robson

## Port-1 High




20.F0832.052

MAIN SOURCE: 20.F0832.052  
SECOND SOURCE: 20.F1107.052




# Mini PCI-E Connector

## Port-2 low



62.10043.411

MAIN SOURCE: 62.10043.411  
SECOND SOURCE: 20.F1084.052






BOM1

# NEWCARD Connector

For Newcard socket

Place them Near to Chip

Place them Near to Connector



BOM1

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title  
Size Document Number  
Date: Tuesday, May 13, 2008

Module NewCard


LT32M

Rev  
-1


Sheet 42 of 54

# Low -End USB BOARD

1394




USB\*2



BOM1

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>USB I/O &amp; 1394 CNN</b>			
Size B	Document Number		Rev
	<b>LT32M</b>		<b>-1</b>
Date:	Tuesday, May 13, 2008	Sheet 43 of	54

D  
C  
B  
A



BOM1

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

1D5V\_S0

Size

Document Number

Rev

Olympus

-1

Date: Tuesday, May 13, 2008

Sheet 44

of

55

5

4

3


2


1






-SC MODIFY 1/15

<10.28> PM DPRSLPVR  
<4.10.28> -DPRSTP  
<10.28> -VGAET\_PWVR





10UF 6.3V X5R 2125 1/16W X16 PCS



10UF 6.3V X5R 2125 1/16W X16 PCS



BOM1


<b>緯創資通</b>		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		<b>VCCCPUCORE DECOUPLING</b>	
Size	Document Number	Rev	
Custom	<b>LT32M</b>	<b>-1</b>	
Date:	Tuesday, May 13, 2008	Sheet	47 of 55
















Design Current =6A  
MAX current =  
OCP design = A




$$V_o = 0.8 * (1 + (R1/R2))$$








BOM1




## Run Power



BOM1





BOM1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
PTH FOR SCREW HOLES			
Size	Document Number		Rev
Custom	LT32M		-1
Date:	Tuesday, May 13, 2008	Sheet	54 of 55

